VLSI Design

Printer-friendly versionSend to friend
VLSI Design

Research Area:

  • Design of Rail to rail Structures
  • Design of Current mode Instrumentation Op amp
  • Low voltage high gain analog structures
  • Gain Boosting technique
  • Power Distribution of Wireless Ad-hoc Networks with Topology Control
  • An efficient energy saving mechanism for IEEE 802.16e wireless MANs
  • Leakage current analysis and Reduction techniques for low power VLSI circuits
  • Analysis and Design of Low Leakage SRAM Cells
  • Noise tolerance enhancement techniques for low power and high performance VLSI circuits
  • Performance Evaluation of Deep Submicron Logic Circuits for Low Power, Low Voltage, and High
  • Speed VLSI Applications

Name of the Lab

VLSI Design

Location

C-103

Activities of the Lab:

A.1

Digital, analog, mixed signal and RF integrated circuits with focus on wireless sensor network, mobile multimedia and biomedical applications and

A.2

Design and implementation of low power and high performance efficient digital and analog blocks.

A.3

Reconfigurable computing and electronic design automation

A.4

Simulation and modeling of sub-0.1 micron channel length MOSFETS.

A.5

Supports the laboratory classes including MOS VLSI circuit design, Mixed Analog Digital design, CAD for VLSI,  VLSI Testing and Testability, VLSI System Design, Low Power Circuits and Systems.

Software in the Lab:

S.1

MINIMOS (Minimos-NT, Minimos 6.1, Minimos 6.1 Win, delink 1.0, Sap, Simon, Promis, SIESTA, VMC 1.0).

S.2

Circuit Simulator (Pspice (7.1, 7.2, 9.1, 9.2), T-Spice (Tanner Tool)

S.3

Layout Editor (Microwind & Dsch 3.1, LEdit(Tanner Tool))

S.4

Xilinx ISE, Model Sim, Mentor Graphics (FPGA, DFT), CADANCE UNIVERSITY PACKAGE,

Hardware in the Lab:

H.1

CPLD-XC 9572, TM 15C

Typical M.Tech/MBA Projects handled in the Lab:

P.1

 “Design of Low power and high performance SRAM cell using sleep transistor technique”, ( Nalin Agrawal.)

P.2

“Low power double edge triggered D flip flop design”,( Rahul Sharma.)

P.3

“Analog wavelet filter design and implementation”, ( Pawan Jumrani.)

Associated Faculty/Staff

Dr. Manisha Pattanaik

Telephone No.

2449711

Home | Academics | Research | Campus Life | Login | IIITM Mail | Sitemap | Contact
IIITM Gwalior Copyright © 2010. | Disclaimer
The website is at its BETA phase. Please help us to improve the website by giving your suggestions.